Digital Design using Verilog

No Reviews Yet

HSR Layout, Bangalore

Course ID: 26677

HSR Layout, Bangalore

Students Interested 1 (Seats Left 0)

No Reviews Yet

Date and Time

Not decided yet.


B-Tech with working experience in industry

1 Years of Experience

About Nuzrath

More than 1 year of industry experience
No reviews currently Be the First to Review

About the Course

Complete verilog classes and labs are online

Topics Covered

Introduction to Verilog
• What is Verilog?
• Scope of Verilog
• Design flow
• Verilog-2001

Verilog Basics
• Modules & ports
• Continuous assignments
• Comments
• Names
• Nets and strengths
• Design hierarchy
• Module instances
• Primitive instances
• Text fixtures
• $monitor
• Initial blocks
• Logic values
• Vectors
• Registers
• Numbers
• Output formatting
• Timescales
• Always blocks
• $stop and $finish
• Using nets and variables correctly

Combinational Logic
• Event control
• If statements
• Begin-endw Incomplete assignment and latches
• Unknown and don’t care
• Conditional operator
• Tristates
• Case, casez and casex statements
• full_case and parellel_case directives
• For, repeat, while and forever loops
• integers
• Self-disabling blocks
• Combinational logic synthesis

Sequential Logic
• Synthesising flip-flops & latches
• Avoiding simulation race hazards
• Nonblocking assignments
• Asynchronous & synchronous resets
• Clock enables
• Synthesizable always templates
• Designing state machines
• State machine architectures
• Verilog code-based FSM strategy
• State encoding
• Unreachable states & safe design practices
• One-hot machines

Other features of Verilog
• Verilog operators
• Part selects
• Concatenation & replication
• Shift registers
• Conditional compilation
• Parameterisation and generate
• Hierarchical names
• Arithmetic operators and their synthesis
• Signed and unsigned values
• Memory arrays
• RAM modelling and synthesis
• $readmemb and $readmemh

Finite State Machines (FSMs)
• Review of Moore and Mealy state machines
• Finite state machines representation
• Use of enums to represent state
• FSM code structure
• FSM implementation example
• Synthesis of FSMs

Tasks and Functions
Subprograms and Packages
• Understanding tasks
• Task arguments
• Task synchronization
• Tasks and synthesis
• Functions

Test Fixtures
• File I/O – Writing to files,Reading from files
• Automated design verification using Verilog
• Force and release

Behavioural Verilog
• Algorithmic coding
• Synchronization using waits & event control
• Concurrent-disabling of always blocks
• Named events
• Fork & join
• Understanding intra-assignment controls
• Blocking and nonblocking assignments
• Continuous procedural assignment

Gate Level Verilog
• Structural Verilog
• Using built-in primitives
• Net types & drive strengths
• net & path delays
• Specify blocks

Who should attend

B-Tech or M-Tech students, People who are looking for job in VLSI core companies, Freshers etc


Basic digital electronics

What you need to bring

LAPTOP / pC with internet connection

Key Takeaways

Docs and materials , lab materials


No reviews currently Be the First to Review


Students Interested 1 (Seats Left 0)

Post your requirement and let us connect you with best possible matches for Embedded & VLSI Classes Post your requirement now


Submit your enquiry for Digital Design using Verilog

Please enter valid question or comment

Please enter your name.

Please enter valid Phone Number

Please enter the Pin Code.

By submitting, you agree to our Terms of use and Privacy Policy

Connect With Nuzrath

You have reached a limit!

We only allow 20 Tutor contacts under a category. Please send us an email at for contacting more Tutors.

You Already have an UrbanPro Account

Please Login to continue

Please Enter valid Email or Phone Number

Please Enter your Password

Please enter the OTP sent to your registered mobile number.

Please Enter valid Password or OTP

Forgot Password? Resend OTP OTP Sent

Sorry, we were not able to find a user with that username and password.

We have sent you an OTP to your register email address and registered number. Please enter OTP as Password to continue

Further Information Received

Thank you for providing more information about your requirement. You will hear back soon from the trainer is India's largest network of most trusted tutors and institutes. Over 25 lakh students rely on, to fulfill their learning requirements across 1,000+ categories. Using, parents, and students can compare multiple Tutors and Institutes and choose the one that best suits their requirements. More than 6.5 lakh verified Tutors and Institutes are helping millions of students every day and growing their tutoring business on Whether you are looking for a tutor to learn mathematics, a German language trainer to brush up your German language skills or an institute to upgrade your IT skills, we have got the best selection of Tutors and Training Institutes for you. Read more